

**Rockchip**  
**RK1808!**  
**Technical Reference Manual**

**!2/3!**  
**B /31 2: !**

**!**

**!**

!	!	!	!

## Table of Content

**3/2!**  
**3/3!**    **!**  
**3/4!**    **!**    **!**  
**3/5!**    **!**  
**3/6!**    **!**  
**3/7!**    **!**  
**3/8!B**    **!**

**5/4!**    **!**    **!**  
**5/5!**    **3**    **!**    **!**  
**5/6!**    **4**    **!**    **!**  
**5/7!**    **!**    **!**  
**5/8!**    **!**    **!**  
**5/9!**    **!**    **!**  
**5/!**    **!**    **!**

**75! !**

**21 /4! !**

**23 /5!**      **!**

**25 /4!**      **!**

**25 /5!**      **!**

**25 /6!**      **!**

**29 /5!        !**

**31 /2!**

**31 /3!        !**

**31 /4!        !**

**31 /5!        !**

**31 /7!B        !**

**32 /5!        !**

**33/5! !**

**35/5! !**

**38/6!**        **!**

**38/7!B**       **!**

## **Figure Index!**

Power Domain Partition

Fig. 14-1 Spinlock Block Diagram

Fig. 17-3 MAC Block Diagram

Fig. 17-4 RMII transmission bit ordering

Fig. 17-5 End of MII and RMII Transmission in 10-Mbps Mode

Fig. 17-6 RMII receive bit ordering

Fig. 17-7 MDIO frame structure

Fig. 20-1 I2S/PCM/TDM controller (8 channel) Block Diagram

Fig. 20-2 I2S transmitter-master & receiver-slave condition

Fig. 20-3 I2S transmitter-slave & receiver-master condition

Fig. 20-4 I2S normal mode timing format

Fig. 20-5 I2S left justified mode timing format

Fig. 20-6 I2S right justified mode timing format

Fig. 20-7 PCM early mode timing format

Fig. 20-8 PCM late1 mode timing format

Fig. 20-9 PCM late2 mode timing format

Fig. 20-10 PCM late3 mode timing format

Fig. 20-11 I2S/PCM/TDM controller transmit operation flow chart

Fig. 20-12 I2S/PCM/TDM controller receive operation flow chart

Fig. 23-10 UART clock generation

Fig. 28-2 WDT Operation Flow

!

!

Table 26-1 Register Base Address

Table 27-1 PWM Interface Description

**NOTICE**

**! !312: -! ! ! ! /! /B ! ! /**

**!2**

**!**

**!!**

**2/2B**

**!**

**!**

<b>!</b>	<b>!</b> <b>B</b>	<b>!</b>	<b>!</b>	<b>!</b> <b>B</b>	<b>!</b>

!	!	!	!	!	!

Table 1-1 RK1808 Address Mapping

Notes:  
PMU\_SRAM only has 8KB memory size  
Service\_xxx are interconnect register. Refer to chapter interconnect for more details.


Table 1-2 RK1808 remap function

**2/3**

**! !**

- 
- 
- 
- 
- 
-




Fig. 1-1 RK1808 boot procedure flow

**2/4**

**!**

**!**

**!**

Table 1-3 RK1808 Interrupt connection list

!	!	!

!	!	!

!	!	!



!	!	!	!



- 
- 
- 
- 
- 
- 

**3/5            !            !**

**3/6    !            !**  
**3/6/2            !**

- 
- 
- 
- 
- 
- 
-

3/6/β ! !




Fig. 2-3 PLL Block Diagram

3/7 ! !

3/7/ρ !B ! !

3/7/β ! !

!	!	!	!	!

**RK1808 TRM**

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				





<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** 2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

2!

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!	!

2!

!	B	!	!	!

3!

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!



\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

9!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

:!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

21!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**22!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**23!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**24!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**25!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**26!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**27!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**28!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**29!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**2:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

**31!**

!	B	!	!	!

**32!**

!	B	!	!	!

**33!**

!	B	!	!	!

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**34!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**35!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**36!**

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**37!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**38!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**39!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**41!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**42!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**43!**

! B ! ! 4 48 2: 2/1: 5/6 389: 1/3 1/83! 4 48 !1/63!8: 1/

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**46!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**47!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**48!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**49!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4:!**



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**54!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**55!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**56!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**57!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**58!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**59!**

**RK1808 TRM**

!	B	!	!	!

**5:!**

!	B	!	!	!

**61!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**63!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**64!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**65!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**66!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**67!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**68!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**69!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**6:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**71!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**72!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**73!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**74!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!	!

---

**75!**

!	B	!	!	!

---

**76!**

!	B	!	!	!

---

**77!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**78!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**79!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**7:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**81!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**82!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**83!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

**B**      **2!**

!	B	!	!	!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** 3!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

**B 5!**

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!	!

**B**    :!

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 23!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!	!

---

**B 24!**

!	B	!	!	!

!	B	!	!	!

**B 25!**

!	B	!	!	!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

**B        27!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 28!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

**B**      **29!**

!	B	!	!	!

**B**      **2:!**

**RK1808 TRM**

!	B	!	!	!

**1 4!**

!	B	!	!	!

**5 8!**

!	B	!	!	!

**9 22!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**23 26!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**27 2:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**31 34!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**35 38!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**39 42!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**43 46!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**47 48!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**51 54!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**55 58!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**59 62!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**63 66!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

**67 6:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**71 74!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**75 78!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**79 82!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**83 86!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**87 8: !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**91 94!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**95 98!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**99 : 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**: 3 : 6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**: 7 : :!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**211 214!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**215 218!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**219 222!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**223 226!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**227 22:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**231 234!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**235 238!**

!	B	!	!	!

**1!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

!	B	!	!	!

**4!**

!	B	!	!	!

!	B	!	!	!

**5!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

---

**6!**

!	B	!	!

---

**7!**



!	B	!	!	!

**9!**

!	B	!	!	!

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**! !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**21!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	<b>B</b>	!	!

**23!**

!	<b>B</b>	!	!

**RK1808 TRM**

!	B	!	!	!

**24!**

!	B	!	!	!

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

---

**25!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**26!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

1!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**  
**!**

**8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

**B 1!**

!	B	!	!	!

**B      2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3/8B                !        !**  
**3/8/2     !     !**  
**B/     !        !        !        !**

• / ! ! !

•

•

•

•

•

**3/8/3 ! ! ! ! ! !**

•

•

•

**3/8/4**            **!**        **!**        **!**

Table 2-1 Source Clock Limitation of Fractional Divider



**3/8/5**            **6!**        **!**        **!**

**3/8/6**            **6!**        **!**        **!**

**3/8/7**            **!**        **!**        **!**

!4 ! !  
 4/2 !  
 4/2/2 !  
 •  
 •  
 4/2/β ! ! ! !

!	!B !

4/β ! !




Fig. 3-1 Debug system structure

4/4 ! !  
 4/4/2 B !  
 •  
 •  
 •

4/5 ! !

4/6 ! !

4/6/2 B ! . ! !




Fig. 3-2 DAP SWJ interface

4/6/3 B ! . ! !




Fig. 3-3 SW-DP acknowledgement timing

Table 3-1 SW-DP Interface Description

!	!	!	!	!

**!5          !          !          !)**

**5/2          !**

- 
- 
- 
- 
- 
- 

**5/3          !          !**

:

- 
- 
- 
- 
- 

Table 4-1 GRF Address Mapping Table


**5/4          !          !**

**5/4/2          !          !**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				



**RK1808 TRM**

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**5/4/3**      !      !      !  
                   **2B**      !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**4B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**4B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**3B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

!	B	!	!

**3** !

!	B	!	!

!	B	!	!

3 !

! B !		! !	!

**4B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>



!	B	!	!	!

!	B	!	!



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

!	B	!	!



!	B	!	!

**5 !**

!	B	!	!

2B !

!	B	!	!	!

2 !

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **3**          !

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**4B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

4 !

!	B	!	!	!

**4** !

!	B	!	!	!

**4** !

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**5B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

5 !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

2 !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

2 !

!	<b>B</b>	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!	!

3 !

!	B	!	!	!

**3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

!	B	!	!	!

!  
!  
!  
!  
\_\_\_\_\_ 4 \_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**2B**

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	<b>B</b>	!	!	!
---	----------	---	---	---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>
----------	----------	----------	----------	----------

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**5B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

!	B	!	!	!

**5**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

                  **B**          !

!	B	!	!	!

\_\_\_\_\_ **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!



**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

2!

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

**B 1!**

!	B	!	!	!

**B 2!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!

**RK1808 TRM**

---

!	B	!	!	!

---

**2!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

    **B**    **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 5!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1!**

!	B	!	!	!

**B 2!**

!	B	!	!	!

5/5 3 ! !  
5/5/2 ! !

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!	!

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**5/β**      !      !      !  
3                      **1!**

!	<b>B</b>	!	!	!

3                      **2!**

!	<b>B</b>	!	!	!

3                      **3!**

!	<b>B</b>	!	!	!

3                      **4!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **8!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **21!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **22!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **23!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **24!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **25!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **26!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

**27!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

**28!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

**29!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

**2:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

**31!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **32!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **33!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **34!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **3!**

**RK1808 TRM**

---

!	B	!	!	!

3

4!



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

3 **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

3 **B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

3 **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

3 **5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5/6                4                !                !**

**5/6/2**

**!**

**!**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**5/6/3                !                !                !**

**4**     **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!	<b>B</b>	!	!

---

!	B	!	!

---

**4**

**2!**

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**4**

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

---

**4**

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4**

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!



!	!	!	!	!

Notes: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**5 // B ! ! ! ! !**  
**\_\_\_\_\_ 1B !**

!	B	!	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**1**

!	B	!	!

**1B !**

---

!	B	!	!



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

!	B	!	!

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

                  **1**                  !

!	B	!	!


**1B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

1 !

!	B	!	!	!

1 !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**1B** !

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **1**          !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	<b>B</b>	!	!

1!

!	<b>B</b>	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

**4!**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**:!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**21!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**22!**

**RK1808 TRM**

---

!	B	!	!	!

---

**B !**

!	B	!	!	!

---

**!**

!	B	!	!	!

---

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

5 **B** ! !  
 5 **B**/2 ! !

!	!	!	!	!

Notes: **Size**: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

5 **B**/3 ! ! !  
 1!

!	<b>B</b>	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_ **B** **1!**

!	B	!	!	!

**B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B :!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

**5/9**

! !

**5/9/2**

! !

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**5/9/3**

! ! !

1!

**RK1808 TRM**

---

!	B	!	!
			█

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**1 2'**

**RK1808 TRM**

---

!	B	!	!

**1 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5/ ! !**

**5/ /2 ! !**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!	!

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**5 /  $\beta$**     !    !    !  
**1!**

!	B	!	!	!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!6**

**.B 46!**

**6/2**

**!**

- 
- 
- 
- 
  
- 
- 
- 
- 
  
- 
- 
- 
  
- 

Table 5-1 CPU Configuration


**6/3**

**!**

**!**




Fig. 5-1 Block Diagram

6/4

!

!



7/3

! !




Fig. 6-1 Block diagram of DMAC

7/4


! !

7/4/2

!

7/4/3

! !



**Fig. 6-2 DMAC operation states**

Notes: arcs with no letter designator indicate state transitions for the DMA manager and DMA channel threads, otherwise use is restricted as follows:

- C DMA channel threads only.
- M DMA manager thread only.

**7 5 ! !**  
**7 5 2 ! B ! !**

**7 5 3 ! !**

	!	!	!	!	!
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					
_____					

**RK1808 TRM**

---

!	!	!	! !	!
_____				
_____				
_____				

\_\_\_\_\_

!	!	!	!	!

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**75A**      !      !      !  
**B**

!	<b>B</b>	!	!	!

**B**

**RK1808 TRM**

!	<b>B</b>	!	!	!

**B**

!	<b>B</b>	!	!	!

**B**

!	<b>B</b>	!	!	!

**B**

!	<b>B</b>	!	!	!

**B**

!	<b>B</b>	!	!	!

**B**

!	<b>B</b>	!	!	!

**B**

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

B 6

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

**B 4**

!	B	!	!	!

**B 5**

!	B	!	!	!

!	B	!	!	!

**B 5**

!	B	!	!	!

**B 6**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 6**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 2**

**RK1808 TRM**

---

!	B	!	!	!

**B B 2**

!	B	!	!	!

**B 2**

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 2**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 2**

**RK1808 TRM**

!	B	!	!	!

**B B 3**

!	B	!	!	!

**B B 3**

!	B	!	!	!

**B 3**

!	B	!	!	!

!	B	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 6**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 6**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 6**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 6**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 6**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2**

**RK1808 TRM**

---

<b>! B !</b>	<b>! !</b>	<b>!</b>

**B 1**

<b>! B !</b>	<b>! !</b>	<b>!</b>

**B 2**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 5**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**7/6**

**!**

**!**




Fig. 6-3 DMAC request and acknowledge timing

7/7

!

!

Table 6-2 DMAC boot interface

!	!	!	!



= !

7/8 B

! !

7/8/2

! !B ! ! !

•  
•  
•

7/8/3

• B! ! ! ! ! ! ! !

■ B

■ B

■ B !

• B! ! ! ! ! . ! !

■ B !!!

■ B !

■ B !

● B! ! ! ! ! ! ! !

■ B !!!

■ B !!!

■ B !

■ B -! B !!

■ B !

● B! ! ! ! ! . ! !

■ B !

■ B !

■ B !!

■ B - B !

■ B !!!

**7/8/4**            **!**            **!**  
**!**            **!**            **!**

- 
- 
  
- 
- 

**!**    **!**    **!**            **!**

**!**    **B!**            **!**    **!**            **!**    **!!**    **B!**            **!**

**!**            **!**            **!**    **B!**            **!**

**7/8/5**            **!**            **!**    **!**    **!**            **!**

! !!

- 
- 

Table 6-3 Source size in CCRn

!	!	!	!	B	!	!	!	B	!	B	!

**7 B 6** ! ! ! !

**7 B 7** ! !

Table 6-4 DMAC Instruction sets

!	!	!	!

!	!	!	!

Notes: Thread usage: C=DMA channel M=DMA manager

**7/8/8 B ! !**

**BB !**

Table 6-5 DMAC instruction encoding

--	--	--	--	--	--	--	--	--	--	--	--	--

**B ! !**

**8/2**      **!**      **!**      **!**      **!)**      **!**

Table 7-1 GIC-500 configuration


- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 

**8/3**      **!**      **!**




Fig. 7-1 Block Diagram

8/4

!

!

!9 ! ! !)

9/2 !

9/2/2 !

●

●

●

●

●

●

●

●

●

●

●

●

9/β ! !

9/β/2 ! !




Fig. 8-1 Power Domain Partition

Table 8-1 Power Domain and Voltage Domain Summary

!	!!	!

!	!!	!

9/3/3 ! ! !

- 
- 
- 




Fig. 8-2 PMU Bock Diagram

9/4 ! !

**9/5            !            !**

**9/5/2            !            !**

!	!	!	!
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			

!	!		! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			
_____			

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**95β**      **!**      **!**      **!**  
 \_\_\_\_\_ **B**      **1**      **!**

!	B	!	!	!

**B 1 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 3 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

---

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!

---

!	B	!	!	!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

***RK1808 TRM***

---

!	B	!	!	!

!

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!

**RK1808 TRM**

---

!	B	!	!

\_\_\_\_\_!

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

!	B	!	!



**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **B** \_\_\_\_\_!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!

!	B	!	!	!

                                 **1** !

!	B	!	!	!

                                 **1** !

!	B	!	!	!

                                 **2** !

!	B	!	!	!

                                 **2** !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

3 !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

3 !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

4 !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

4 !

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **1B** \_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**9/6**

**!**

**!**

**9/6/2**


**!**

**!**

**!**

**!**

**!**



**Fig. 8-3 Each Domain Power Switch Timing**

**9/6/3**

**!**

**!**

**B**

**!**




Fig. 8-4 External Wakeup Source PAD Timing

**9/7!B**

**! !**

**9/7/2 !**

**! !**

Table 8-2 Low Power State

97β      ! !

Table 8-3 Low Power State

		IO_UART0tx_PMUdebug0_GPIO0B2pmuio2	
		IO_UART0rx_PMUdebug1_GPIO0B3pmuio2	
		IO_UART0cts_PMUdebug2_PMUdebug_sout _GPIO0B4pmuio2	
		IO_PWM1_UART3txm0_PMUdebug3_GPIO0 C3pmuio2	
		IO_PWM3_UART3rxm0_PMUdebug4_GPIO0 C4pmuio2	
		IO_I2C1scl_PMUdebug5_GPIO0C0pmuio2	
		IO_UART0cts_PMUdebug2_PMUdebug_sout _GPIO0B4pmuio2	

! ! ! ! ! ! !

: /2 !

•

•

•

■

■

■




Fig. 9-1 PVTM Block Diagram

•

•

: /4 ! !

: /4/2 ! !

: /4/3 ! ! ! ! !

Table 9-1 Core\_pvtm control source and result destination

!	!	!	!	0	!	!

!	!	!	!	0	!	!

Table 9-2 PMU\_pvtm control source and result destination

!	!	!	!	0	!	!

Table 9-3 NPU\_pvtm control source and result destination

!	!	!	!	0	!	!

**: /4/4                    !            !**

**: /5 B                    !            !**

**: /5 /2            !            !            !**

!21 B ! ! ! !)B !

21 /2 !

● " " ""  
 ■ " " " " " " " "  
 ■ " " " " " " " " " "  
 ■ " " " " " " " " " " " "  
 ■ " " " " " " " " " " " "  
 ● " " ""  
 ■ " " " " " " " " " " "  
 ■ " " " " " " " " " " " "  
 ● " " " " " " " " " " " "  
 ■ " " " " " " " " " " " "  
 ■ " " " " " " " " " " " "  
 ■ " " " " " " " " " " " "

21 /3 ! !




Fig. 10-1 AXI\_PERF block diagram

21 /4 ! !

21 /4/2 ! !

!	!	!	!	!	!



!	B	!	!

!  
!

**!**  
**B** **2!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **3!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **4!**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

**B**

**5!**

**B 7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**21 5 B ! !**

**21 5/2 ! ! ! !!**

- ,
- 
- 
- 
- 

**21 5 3 ! ! ! !**

**2:**

- 
- ( )
- 
-

•

•

•

;

•

**3:**

•

•

( )

•

•

•

,

•

;

•

•

**21 5/4**

!

!

!

**4:**

•

•

,

,

,

•

•

•

•

•

**5:**

•

•

,

•

•

•

•

•

**21 / 5 / 5 ! ! ! ! ! ! !**

**6:**

•

•

, , , )  
(

•

•

•

•

•

**7:**

•

•

, , , )  
(

•

•

•

•

•

**21 / 5 / 6 ! ! ! ! ! ! !**

!22

!

!

!

!

22/2

!

•

■

■

◆

◆

◆

◆

◆

■

■

■

•

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

•

■

22/3

! !





Fig. 11-1 Host Controller Block Diagram

- 
- 
- 
-

**22/4** ! !

**22/4/2** ! ! !

- 
- 
- 
- 
- 

**2/** ! ! !

**3/** ! !

- 
- 
- 
- 
- 
- 
- 
- 
- 

- 
-

●

**4/ ! ! !**

!	!	!

!	!	!
		!
		● ● ●

**5/ ! ! !**

*Notes: The FIFO controller does not support simultaneous read/write access from the same port. For debugging purposes, the software may try to write into the FIFO and read back the data; results are indeterminate, since the design does not support read/write access from the same port.*

**6/ ! ! ! ! ! !**




Fig. 11-2 SD/MMC Card-Detect Signal

7/ B! ! !

- 
- 

22/4/3 ! ! !

- 
- 
- 
-

•

- 
- 
- 
- 
- 
- 

2/ ! !

- 
- 
- 
- 
- 
- 

! ! !

- 
- 
- 
- 
- 
- 

- 
- 

! ! ! ! !




Fig. 11-3 Host Controller Command Path State Machine

•

•

•

•

! ! ! !

•

•

•

! ! ! !

! ! ! ! ! ! ! !

! ! ! !

! ! ! ! !

**3/** ! !

●  
●  
! !

Fig. 11-4 Host Controller Data Transmit State Machine

! !

!

! ! !

!

! ! !

! !




Fig. 11-5 Host Controller Data Receive State Machine

! ! !

. ! ! !

. ! ! !

**B . !**

Table 11-2 Auto-Stop Generation

!	!	!	!	!
			○	
			○	

!	!	!	!	!

○ The condition under which the transfer mode is set to block transfer and byte\_count is equal to block size is treated as a single-block data transfer command for both MMC and SD cards. If byte\_count = n\*block\_size (n = 2, 3, ...), the condition is treated as a predefined multiple-block data transfer command. In the case of an MMC card, the host software can perform a predefined data transfer in two ways: 1) Issue the CMD23 command before issuing CMD18/CMD25 commands to the card – in this case, issue MD18/CMD25 commands without setting the send\_auto\_stop bit. 2) Issue CMD18/CMD25 commands without issuing CMD23 command to the card, with the send\_auto\_stop bit set. In this case, the multiple-block data transfer is terminated by an internally-generated auto-stop command after the programmed byte count.

- 
  
- 
  
- 
  
- 
  
-

**4/ . ! ! ! ! ! ! ! !**

Table 11-3 Non-data Transfer Commands and Requirements

<b>!B 23 9 !</b>	<b>! ! 38!</b>	<b>! ! 41!</b>	<b>! ! 53!</b>	<b>B ! 24!</b>	<b>B ! 33!</b>	<b>B ! 62!</b>
<b>! !</b>						
<b>!B ! !</b>						
<b>! ! !</b>						
				○		
<b>! !</b>						
				○		

○ Num\_bytes = No. of bytes specified as per the lock card data structure (Refer to the SD specification and the MMC specification)

**5/ ! ! !**

- 
- 
- 
- 
  
-

- 

**6/**    **!**    **!**

- 

- 

- 

- 

- 

- 

- 

- 

**7/**    **!**    **!**

- 

-

■

■

●

■

◆

◆

◆

■

■

●

■

◆

◆

◆

■

■

■

■

**22/4/4**

**!**

**!**

**!B**

**!**

**!)**

**B**

**!**

2/ B ! !B !

3/ !  
●

■




Fig. 11-6 Dual-Buffer Descriptor Structure

■




Fig. 11-7 Chain Descriptor Structure

●




Fig. 11-8 Descriptor Formats for 32-bit AHB Address Bus Width

■

Table 11-4 Bits in IDMAC DES0 Element

!	!	!
		● ● ● ● ● ● ●

!	!	!



Table 11-5 Bits in IDMAC DES1 Element

!	!	!



Table 11-6 Bits in IDMAC DES2 Element

!	!	!



Table 11-7 Bits in IDMAC DES3 Element

!	!	!

!

4/

!





**225** ! !

**225/2** ! !

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**225B** ! ! !  
\_\_\_\_\_!

!	B	!	!	!

!	B	!	!

!	B	!	!

!	B	!	!

\_\_\_\_\_!

**B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_ **B** !

!	B	!	!	!

!	B	!	!	!

\_\_\_\_\_ **B** !

!	B	!	!	!

\_\_\_\_\_ !

!	B	!	!	!

!	B	!	!

!	B	!	!

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

!	B	!	!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!




!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!



!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_B\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

!	B	!	!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** !

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_ **B** \_\_\_\_\_ !

!	B	!	!	!

\_\_\_\_\_ **B** \_\_\_\_\_ !

!	B	!	!	!

\_\_\_\_\_ !

---

!	B	!	!	!

---

!

**Table 11-8 SDMMC Interface Description**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>

Notes: I=input, O=output, I/O=input/output, bidirectional

**Table 11-9 SDIO Interface Description**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>

Notes: I=input, O=output, I/O=input/output, bidirectional

**Table 11-10 EMMC Interface Description**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>

Notes: I=input, O=output, I/O=input/output, bidirectional

22/7 B

! !

22/7 2

. ! ! . ! !




Fig. 11-9 SD/MMC Card-Detect and Write-Protect

22/7 3

0

! ! !




Fig. 11-10 SD/MMC Card Termination

22/7 4

0

! !

- 
- 
-

- 
- 
- 

22/75  
2/

! !




Fig. 11-11 Host Controller Initialization Sequence

- 
- 
- 
- 
- 

•  
**3/**            **!**    **!**    **!**

- 
- 
- 
-

- 
- 
- 4/ ! !
- 

5/ ! !

- 
- 
-

6/ . ! ! ! ! ! !

Table 11-11 Command Settings for No-Data Command

!	!	!



•

**7/ ! ! !**

**8/ . ! ! . ! !**

Table 11-12 Command Setting for Single or Multiple-Block Read

!	!	!

- 
- 
- 

**9/ . ! ! . ! !**

Table 11-13 Command Settings for Single or Multiple-Block Write

!	!	!

- 
- 
- 

: / ! !

! 21 / ! !

**22/** ! !

- →
- → → →

**23/** ! ! **!B** ! ! ! ! !

-

**26/ ! ! !**

**27/ ! !**

•

•

•

•

•

•

●

*Notes: During a multiple-block data transfer, if a negative CRC status is received from the device, the data path signals a data CRC error to the BIU by setting the data CRC error bit in the SDMMC\_RINTSTS register. It then continues further data transmission until all the bytes are transmitted.*

**22/7 6 ! !**

●  
●  
●  
●  
●  
●  
●

●

●

**2/ ! ! !**




Fig. 11-12 Voltage Switching Command Flow Diagram




Fig. 11-13 ACMD41 Argument




Fig. 11-14 ACMD41 Response(R3)

- 
- 
- 

3/




Fig. 11-15 Voltage Switch Normal Scenario

*Note: Before doing a power cycle, switch off the card clock by programming SDMMC\_CLKENA register*

*Note: This interrupt must be cleared once this interrupt is received. Additionally, this interrupt should not be masked during the voltage switch sequence.*

*Note: The card checks voltages of its own regulator output and host signals to ensure they are less than 2.5V. Errors are indicated by (1) and (2).*

- 
- 
- 
- 

*Note: No other CMD should be driven before the voltage switching operation is completed and Command Done is received.*

- 

**22/7/7 ! !**  
**2/5. ! ! !**

- 
- 

**3/9. ! ! ! !**

**4/ 5/6! ! B ! !**

Notes: The Host Controller does not support a START bit duration higher than one clock cycle. START bit durations of one or less than one clock cycle are supported and can be defined at the time of startup by programming the SDMMC\_EMMCDDR\_REG register.




Fig. 11-17 CASES for eMMC 4.5 START bit

5/ ! 0 ! ! 61! ! 23!

Note: The voltage register should not be programmed to 0 while switching from DDR50 to SDR12, since the card is still operating in 1.8V mode after receiving CMD0.

22/8 0 ! ! !

0 ! ! ! !

- 
- 

*Note: The above steps are required only if a transfer is in process.*

*Note: For backward compatibility, the RST\_N signal is temporarily disabled in the card by default. The host may need to set the signal as either permanently enabled or permanently disabled before it uses the card.*

**2279 ! !**

- 
- 

**2A ! ! ! !**

- 

- 

**3A ! ! ! ! ! !**

Table 11-14 PBL and Watermark Levels

!)	!!	!	<b>0 !</b>	!	!
----	----	---	------------	---	---

- - 
  -
- - 
  -

- 
- 

**! 0 ! !**




Fig. 11-18 Clock Generation Unit

Table 11-15 Configuration for SDMMC Clock Generation

!	!	!	!	!

Table 11-16 Configuration for SDIO Clock Generation

!	!	!	!	!

!	!	!	!	!

Table 11-17 Configuration for EMMC Clock Generation

!	!	!	!	!

**22/7/21 ! ! !**

- 
-




Fig. 11-19 Card Detection Method 2

●

Table 11-18 Register for SDMMC Card Detection Method 3

!	!	!	!	!

●




Fig. 11-20 Card Detection Method 4

**22/7/22 ! ! ! B !**

•

•

**22/7/23**

**!**

**!**

!23 ! ! !)

23/2 !

- 
- 
- 
- 
- 
- 
- 

23/3 ! !




Fig. 12-1 SFC Architecture

23/4 ! !

23/4/2 !B ! !




Fig. 12-2 Idle cycles




Fig. 12-3 SPI mode

23 5

! !

23 5 / 2

! !

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: **S**- Byte (8 bits) access, **H**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

23 5 / 3

! ! !

\_\_\_\_\_ !

! B !	! !	!
_____		

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **B** !

**RK1808 TRM**

!	<b>B</b>	!	!	!

**B**

!	<b>B</b>	!	!	!

!	<b>B</b>	!	!	!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

!	<b>B</b>	!	!

\_\_\_\_\_!

!	<b>B</b>	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_ **B** \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_ **BB** \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**\_\_\_\_\_ B \_\_\_\_\_ !**

!	B	!	!	!

**\_\_\_\_\_ B B !**

!	B	!	!	!

**23/6 ! !**

Table 12-1 SFC interface description

!	!	!	!	!	!

!	!	!	!

Notes: I=input, O=output, I/O=input/output, bidirectional.

**23/7 B**

**23/7/2 B**




Fig. 12-4 Slave mode write

23/7/3B ! ! ! ! !) . B! !




Fig. 12-5 Slave mode read

23/7/4 B ! B! ! !) B! !




Fig. 12-6 Master mode flow

23/7/5 ! ! ! ! !



Fig. 12-7 SPI mode

23/7/6 ! !

!24 ! B !  
 24/2 !  
 24/2/2 ! !  
 •  
 ■  
 ■  
 ■  
 •  
 ■  
 ■  
 24/3 ! !




Fig. 13-1 Embedded SRAM block diagram

24/4 ! !  
 24/4/2 B ! ! B !  
 24/4/3 B ! ! ! ! B !  
 24/4/4 ! B ! ! !

!25 !  
 25 /2 !  
 25 /3 ! !!




Fig. 14-1 Spinlock Block Diagram

- 
- 
- 

25 /4 ! !

25 /5 ! !  
 25 /5 /2 !B ! !

25 /5 /3 ! !

!	!	!	! !	!

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

25 /5 /4 ! ! !  
 \_\_\_\_\_!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**25/6                    !                    !**

!26

!

!

!)

!

26/2

!

•

■

■

•

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

■

26/3

!

!

•

•

•

•




Fig. 15-1 NPU Block Diagram

**26/4** ! !

**26/4/2** ! !

**26/4/3** ! !

**26/4/4** ! ! !

**26/4/5** ! ! !

**26 $\sqrt{5}$**             **!**                    **!**  
**26 $\sqrt{5}/2$**            **!B**                **!**                    **!**

Table 15-1 NPU Address Mapping

<b>!B</b>	<b>23 9 !</b>	<b>!</b>	<b>B ! !</b>	<b>!B ! !</b>

!27 ! ! ) !  
 27/2 !



27/β ! !




Fig. 16-1 VIP Block Diagram

27/4 ! !

27/4/2 !

27/4/β !

27/4/4 B!

**27 4 5 B ! !**

**27 4 6 !**

**27 5 ! !**

**27 5 2 ! !**

<b>!</b>			<b>!</b>	<b>!</b>
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!			!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

!			!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!			!	!
_____				
_____				
_____				
_____				
_____				
_____				

Notes: **Size: B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**27 5 B**      !      !      !  
 \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

!	B	!	!	!

**B !**

!	B	!	!	!

**RK1808 TRM**

---

!	B	!	!

**RK1808 TRM**

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ 1 B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ 1 B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ 2 B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ 2 B \_\_\_\_\_ !**

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!
				蔽 葡

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **B** **!**

!	<b>B</b>	!	!	!
---	----------	---	---	---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

1 2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

2 1!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

2 2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

3 1!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

4 2!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

B !

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 2 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

!	B	!	!

**B**

---

!	B	!	!

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	B	!	!	!
			萄	蔽
			萄	蔽

**3 4!**

!	B	!	!	!
			萄	蔽
			萄	蔽

**1 2!**

!	B	!	!	!

**3 4!**

!	B	!	!	!

**1 B !**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B !**

**RK1808 TRM**

!	B	!	!	!

           **B**            !

!	B	!	!	!

           **B**            !

!	B	!	!	!

           **B**            !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**  
**!**  
**B !**

!	B	!	!	!

**B** !

!	B	!	!	!

**B B** !

!	B	!	!	!

**27** ! !

Table 16-1 VIP Interface Description

!	!	!	!	!	!

!	!	!	!	!	!
					!

**27 / 7 B                    !                    !**

**27 / 7 / 2            !B**

**27 / 7 / 3            !B**

**!28 B ! ! !**

**28/2 !**

**28/2/2 !**

●  
●  
●

■  
■  
■  
■

■  
■

●  
●  
●  
●  
●  
●

■  
■  
■

■

●  
●  
●  
●  
●

●

●  
●  
●  
●  
●

●  
●

●  
●

- 
- 

28/3

! !




Fig. 17-1 GMAC Architecture




Fig. 17-2 GMAC Architecture

-

28/4

!

!

28/4/2

!

!



Fig. 17-3 MAC Block Diagram

28/4/3

!

!

!

!

•

•

!

!

!




Fig. 17-4 RMI transmission bit ordering

!

!

!

!




Fig. 17-5 Start of MII and RMII transmission in 100-Mbps mode




Fig. 17-6 End of MII and RMII Transmission in 100-Mbps Mode




Fig. 17-7 Start of MII and RMII Transmission in 10-Mbps Mode




Fig. 17-5 End of MII and RMII Transmission in 10-Mbps Mode

! ! !




Fig. 17-6 RMII receive bit ordering

**28/4/4**        **!**        **!**

- 
- 
- 

**28/4/5**                    **!**        **!**

!!!!!!                    !!!!!        **!**        **!**




Fig. 17-7 MDIO frame structure

**28/4/6**        **!**                    **!**        **!**

! . ! ! !

! ! !

...

**28/4/7 B ! ! !**

**285**            **!**            **!**

**285/2**           **!**            **!**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b> <b>!</b>	<b>!</b>
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

!	!	!	! !	!
<hr/>				

!	!	!	! !	!
<hr/>				

**RK1808 TRM**

!	!	!	! !	!
_____				
_____ _____				

!	!	!	! !	!

!	!	!	! !	!
_____				
_____				
_____ _____				
_____				
_____ _____				
_____ _____				

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: **Size: B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**285β**      !      !      !  
**B B**      !

!	B	!	!	!

!	B	!	!

!	B	!	!

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**                      **B**                      **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**      **B B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**      **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!



**B**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**      **B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B 1 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B 1 !**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B B !**

**RK1808 TRM**

!	B	!	!	!

**B B !**

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

**B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **B** \_\_\_\_\_ **!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

!	B	!	!	!

B !

!	B	!	!	!

B !

!	B	!	!	!

B !

!	B	!	!	!

**RK1808 TRM**

!	B	!	!	!

**B**

!	B	!	!	!

!	B	!	!	!

**B** \_\_\_\_\_ **5** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **5** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **7** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **7** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **5** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **7** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

**RK1808 TRM**

!	B	!	!	!

**B** \_\_\_\_\_!

!	B	!	!	!

!	B	!	!

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

!	B	!	!

!	B	!	!

!	B	!	!

!	B	!	!

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

!	B	!	!

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**                      **B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B \_\_\_\_\_ B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>



28/7 B

! !

28/7 2

!




Fig. 17-8 Descriptor Ring and Chain Structure

	63	55	47	39	31	23	15	7	0	
DES1-DES0	Control Bits [9:0]			Byte Count Buffer2 [10:0]		Byte Count Buffer1 [10:0]		OWN		Status [30:0]
DES3-DES2	Buffer2 Address [31:0] / Next Descriptor Address [31:0]					Buffer1 Address[31:0]				

Fig. 17-9 Rx/Tx Descriptors definition

28/7 B

! !

! !!) 1 ! !

Table 17-2 Receive Descriptor 0

!	!
	<ul style="list-style-type: none"> <li>•</li> <li>•</li> <li>•</li> <li>•</li> <li>•</li> <li>•</li> <li>•</li> <li>•</li> </ul>

!	!
	$\neq$

!  
!  
!2!) 2 !

Table 17-3 Receive Descriptor 1

!	!

**!      !3!)      3 !**

Table 17-4 Receive Descriptor 2

!	!

**!      !4!)      4 !**

Table 17-5 Receive Descriptor 3

!	!

--	--

**28/7/4**

**!**

**!**

**!**

**!!)**

**1 !**

Table 17-6 Transmit Descriptor 0

<b>!</b>	<b>!</b>
	<ul style="list-style-type: none"><li>•</li><li>•</li><li>•</li><li>•</li><li>•</li><li>•</li><li>•</li><li>•</li></ul>

!	!

**! !2) 2 !**

Table 17-7 Transmit Descriptor 1

!	!

!	!
	<ul style="list-style-type: none"> <li>•</li> <li>•</li> <li>•</li> <li>•</li> </ul>

**!            !3!)        3 !**

Table 17-8 Transmit Descriptor 2

!	!

**!            !4!)        4 !**


Table 17-9 Transmit Descriptor 3

!	!

**28/7 5**  
**B!**

! ! ! !

**B ! !**



28 / 6 !B !




Fig. 17-10 RMI clock architecture when clock source from CRU




Fig. 17-11 RMI clock architecture when clock source from external OSC




Fig. 17-12 RGMII clock architecture when clock source from CRU

28/7/7

! . ! ! ! !

wkupmfilter_reg0	Filter 0 Byte Mask							
wkupmfilter_reg1	Filter 1 Byte Mask							
wkupmfilter_reg2	Filter 2 Byte Mask							
wkupmfilter_reg3	Filter 3 Byte Mask							
wkupmfilter_reg4	RSVD	Filter 3 Command	RSVD	Filter 2 Command	RSVD	Filter 1 Command	RSVD	Filter 0 Command
wkupmfilter_reg5	Filter 3 Offset		Filter 2 Offset		Filter 1 Offset		Filter 0 Offset	
wkupmfilter_reg6	Filter 1 CRC - 16				Filter 0 CRC - 16			
wkupmfilter_reg7	Filter 3 CRC - 16				Filter 2 CRC - 16			

Fig. 17-13 Wake-Up Frame Filter Register

**Filter i Byte Mask**

**Filter i Command**

**Filter i Offset**

**Filter i CRC-16**

**28/7 B ! ! ! . !**

**28/7 D ! ! !**

<b>B 3 !</b>	
<b>!</b>	<b>!</b>


!29

!

!

!

!

!

29/2

!

- 
- 
- 
- 
- 
- 
- 
- 

- 
- 

- 
- 
- 

29/3

!

!




Fig. 18-1 PDM Block Diagram

!

!

!

!!

!!

!

!

B ! !

29 /4 ! !

29 /4/2 B ! !

SYSTEM\_RAMs  
源。

错误 未找到引用

29 /4/3 ! !

错误 未找到引用源。

错误 未找到引用源。






Fig. 18-2 PDM with Eight Mono MIC



**Fig. 18-3 PDM with Four Stereo MIC**



**Fig. 18-4 PDM interface diagram with external MIC**

**29 / 4 / 4      !      !**

**29 / 4 / 5      !      !**




Fig. 18-5 PDM Clock Structure

Table 18-1 Relation between PDM\_CLK and sample rate



**29 5**

!

!

**29 5/2**

!

!

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				

Notes: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**295B**      !      !      !  
 \_\_\_\_\_!

!	<b>B</b>	!	!	!

\_\_\_\_\_ **1!**

!	<b>B</b>	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **B** \_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **B B** \_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B1 \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B1 \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B2 \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B2 \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B3 \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B3 \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**\_\_\_\_\_ B B4 \_\_\_\_\_ !**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B4**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

Table 18-2 PDM Interface Description

!	!	!	!

Notes: I=input, O=output, I/O=input/output, bidirectional

When use IO\_I2S08CHmclk\_VCCIO2gpio2a4, the output enable is control by pmic\_sleep

29 / 7 B

!

!




Fig. 18-6 PDM operation flow

!2: 3 !3. !  
2: /2 !



2: /3 ! !




Fig. 19-1 I2S/PCM controller (2 channel) Block Diagram

! !

! !!

!

!!

! !

! !

2: /4

!

!




Fig. 19-2 I2S transmitter-master & receiver-slave condition





Fig. 19-3 I2S transmitter-slave & receiver-master condition

2: /4/2 3 !


!

!




**Fig. 19-4 I2S normal mode timing format**

**2: /4/3 3 ! ! ! !**




**Fig. 19-5 I2S left justified mode timing format**

**2: /4/4 3 ! ! ! !**



**Fig. 19-6 I2S right justified mode timing format**

**2: /4/5 ! ! !**



**Fig. 19-7 PCM early mode timing format**

2: /4/6 ! 2! !




Fig. 19-8 PCM late1 mode timing format

2: /4/7 ! 3! !




Fig. 19-9 PCM late2 mode timing format

2: /4/8 ! 4! !




Fig. 19-10 PCM late3 mode timing format

**2: 5 ! !**

**2: 5/2 ! !**

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**2: 5/3 ! ! !**  
**3 !**

!	<b>B</b>	!	!	!

**RK1808 TRM**

---

!	B	!	!	!

**RK1808 TRM**

!	B	!	!	!

**3** \_\_\_\_\_ !

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**3** !

***RK1808 TRM***

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**3      !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ !

!	B	!	!	!

**2: 6**                    !                    !

Table 19-1 I2S\_2CH Interface Description

!	!	!	!	!

Notes: I=input, O=output, I/O=input/output, bidirectional

2: /7 B




Fig. 19-11 I2S/PCM controller transmit operation flow chart




Fig. 19-12 I2S/PCM controller receive operation flow chart

!31 3 !9. !

31 /2 !

31 /2/2 !

- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
-

31 / 3




Fig. 20-1 I2S/PCM/TDM controller (8 channel) Block Diagram

31 / 4




Fig. 20-2 I2S transmitter-master & receiver-slave condition




Fig. 20-3 I2S transmitter-slave & receiver-master condition

**31 /4/2 3 ! ! !**




Fig. 20-4 I2S normal mode timing format

**31 /4/3 3 ! ! !**




Fig. 20-5 I2S left justified mode timing format

**31 /4/4 3 ! ! !**




Fig. 20-6 I2S right justified mode timing format

31 / 4/5 ! ! !




Fig. 20-7 PCM early mode timing format

31 / 4/6 ! 2! !




Fig. 20-8 PCM late1 mode timing format

31 / 4/7 ! 3! !




Fig. 20-9 PCM late2 mode timing format

**31 /4/8 ! 4! !**






Fig. 20-10 PCM late3 mode timing format


**31 /4/9 ! ! ! ! !**




**31 /4/ ! ! ! ! !**




**31 /4/21 ! ! ! 2!) ! !**




**31 /4/22 ! ! ! 3!) ! !**





**31 /4/23 ! ! ! 4!) ! !**




**31 /4/24 ! ! !) 3 ! !**




**31 /4/25 ! ! ! !) 3 ! !**



**31 /4/26 ! ! ! !) 3 ! !**



**RK1808 TRM**



**31 5 ! !**

**31 5/2 ! !**

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**31 5/3 ! ! !**  
3 9 !

!	B	!	!	!	!

!	B	!	!

**RK1808 TRM**

---

!	B	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

---

!	B	!	!	!



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3          9          !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

**3            9            !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3            9            !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3            9            !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 9 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

!	B	!	!	!

**3 9 !**

!	B	!	!	!

**3 9 !**

!	B	!	!	!

**31 /6 ! !**

Table 20-1 I2S\_8CH\_TDM Interface Description

!	!	!	!

**RK1808 TRM**

---

! !	!	! !	! !

31 / 7 B




Fig. 20-11 I2S/PCM/TDM controller transmit operation flow chart




Fig. 20-12 I2S/PCM/TDM controller receive operation flow chart

Note: User should clear TX/RX logical by CLR[0]/CLR[1] and wait clear operation done before configure the other registers.

!32 3B !  
 32/2 !  
 •  
 •  
 •

32/3 ! !




Fig. 21-1 SPI2APBBlock Diagram

32/4 ! !

32/4/2 !

32/4/3 ! !

!




Fig. 21-2 Write operation

!



Fig. 21-3 Read operation

!



Fig. 21-4 Query operation

<b>!!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!!</b>

!




Fig. 21-5 Write message operation

! !

!	!	!

!

**32 $\beta$**  ! !

**32 $\beta$ /2** ! !

!	!	!	!	!

Notes: **Size:** **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**32 $\beta$ /3** ! ! !  
**3B** !

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3B** \_\_\_\_\_ !

!	B	!	!	!

**3B** \_\_\_\_\_ !

!	B	!	!	!

**3B**      **B**      **1!**

!	B	!	!	!

**3B**      **B**      **2!**

!	B	!	!	!

**3B**      **B**      **3!**

!	B	!	!	!

**32/6** ! !

Table 21-1 SPI2APB interface description

!	!	!	!

**32/7 B** ! !

**!33    !                    !                    !)    !**

**33/2                            !**

- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 

**33/3                    !                    !**

- 
- 
- 
-




Fig. 22-1 SPI Controller Block diagram

**B ! B !**

**B! B !**

**! !**

**! !**

**! !**

**! !**

**! !**

**33/4**





Fig. 22-2 SPI Master and Slave Interconnection


**! !**

! !

! !



**Fig. 22-3 SPI Format (SCPH=0 SCPOL=0)**



**Fig. 22-4 SPI Format (SCPH=0 SCPOL=1)**




Fig. 22-5 SPI Format (SCPH=1 SCPOL=0)




Fig. 22-6 SPI Format (SCPH=1 SCPOL=1)

**335**

**!** **!**

**335/2**

**!** **!**

	!	!	!	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: **S**ize: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**335/β**    !            !            !  
          1!

!	B	!	!	!

!	B	!	!

!	!	!

2!

!	!	!

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_ **B** \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

           **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

           **B** **!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**33/6**

**! !**

Table 22-1 SPI1/SPI2 interface description

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>

! !	!	! !	! !

Notes: I=input, O=output, I/O=input/output, bidirectional. spi\_csn1 can only be used in master mode

**33/7 B**                    **!     !**  
                                 **!     !**

**!           !     !**

**!           !     !**




Fig. 22-7 SPI Master transfer flow diagram




Fig. 22-8 SPI Slave transfer flow diagram

!34 !B ! 0 !  
 ) B !  
 34/2 !

- 
- 
- 
- 
- 
- 
- 

34/3 ! !

- 
- 
- 
- 
- 




Fig. 23-1 UART Architecture

B ! B !

UART

UART

! !

! !

! !!

! ! !!  
 ! !  
 ! !

**34/4** ! !  
**B !)** **343** ! ! !




Fig. 23-2 UART Serial protocol

**B!2/!** ! !




Fig. 23-3 IrDA 1.0

! !




Fig. 23-4 UART baud rate

!  
2/ ! ! !

3/ ! !

UART1/UART2/UART3/UART4/UART5/UART6/UART7

!

- 
- 
- 
- 
- 

B! !

- 
- 
- 

•

•

B ! ! !




Fig. 23-5 UART Auto flow control block diagram

- 
- 
- 
- 
- 




Fig. 23-6 UART AUTO RTS TIMING

- 
- 
- 
- 
- 



Fig. 23-7 UART AUTO CTS TIMING



**RK1808 TRM**

!	B	!	!	!

**B** \_\_\_\_\_ **!**

!	B	!	!	!

**B** \_\_\_\_\_ **!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

**RK1808 TRM**

!	B	!	!	!

**B** \_\_\_\_\_ !

!	B	!	!	!

**RK1808 TRM**

!	B	!	!	!

**B**

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

**RK1808 TRM**

---

!	B	!	!	!

**B** \_\_\_\_\_ **!**

!	B	!	!	!

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B \_\_\_\_\_ !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B \_\_\_\_\_ !**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**            **!**

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **B** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **B B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**34/6**

**!**                      **!**

**!**

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>
<b>B 1!</b>				
<b>B 2 1!</b>				
<b>B 2 2!</b>				

!	!	! !	!
<b>B 3 1!</b>			
<b>B 3 2!</b>			
<b>B 3 3!</b>			
<b>B 4 1!</b>			
<b>B 5!</b>			
<b>B 6!</b>			
<b>B 7!</b>			
<b>B 8!</b>			

34/7 B

! !

34/7 2

! ! ! ! !




Fig. 23-8 UART none fifo mode

34/7/3 ! ! ! !




Fig. 23-9 UART fifo mode

34/7/4 ! ! !  
B ! ! !




Fig. 23-10 UART clock generation

B ! ! ! !

Table 23-2 UART baud rate configuration

!	!	!	!

!	!	!	!

**34/75**

! ! ! ! !

- 
- 

Table 23-3 UART cts\_n and rts\_n polarity configuration

<b>B</b>	<b>!</b>	<b>B</b>	<b>!</b>	<b>B</b>	<b>!</b>

!35 3 ! !

35/2 !

- 
- 
- 
- 
- 
- 
- 
- 
- 

35/3 ! !




Fig. 24-1 I2C architecture

35/3/2 3 !

35/3/3 3 !

35/3/4 3 !

35/4 ! !

**35 /4/2**

**!**

•

•

**35 /4/3**

**!**

**!**

**!**

•

•

,

•

•

•

•

■

■

■

■

•

■

■




Fig. 24-2 I2C DATA Validity




Fig. 24-3 I2C Start and stop conditions




Fig. 24-4 I2C Acknowledge




Fig. 24-5 I2C byte transfer

35β

!

!

35β/2

!

!

!	!	!	!	!
_____				
_____				,
_____				
_____				
_____				
_____				
_____				
_____				



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 !**

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3      B B5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B B6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B B7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 B B8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!	!

**35 / 6**

**!** **!**

Table 24-1 I2C Interface Description

!	!	!	!	!
<b>3 1! !</b>				
<b>3 2! !</b>				
<b>3 3! !</b>				
<b>3 4! 1! !</b>				
<b>3 4! 2! !</b>				


**35 / B**

**! !**

•




Fig. 24-6 I2C Flow chat for transmit only mode




Fig. 24-7 I2C Flow chat for receive only mode




Fig. 24-8 I2C Flow chat for mix mode

!36 !  
36/2 !

- 
- 
- 
- 
- 

36/3 ! !




Fig. 25-1 GPIO block diagram

B ! ! !  
! ! !  
! 0 ! !  
! !

"

0

36/4 ! !

36/4/2 ! !  
! !)

! ! !




Fig. 25-2 GPIO Interrupt RTL Block Diagram

**36/4/β**                   !

                          !                                   !

•

•

•

                  !                   ! ! ! !

**36/5**                   !                                   !

**36/5/2**                   !                                   !

!                                   !	!                                   !	!                                   !	!                                   !	!                                   !
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**36/5/β**                   !                                   !

\_\_\_\_\_ **B** \_\_\_\_\_!

! <b>B</b> !	!                                   !	!                                   !

**B** \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**B** \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**B** !

!	B	!	!	!

**B** !

!	B	!	!	!

**B B** !

!	B	!	!	!

!

!	B	!	!	!

**B** !

!	B	!	!	!

**B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**36/6**

**!**

**!**

Table 25-1 GPIO interface description

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>
			<b>1!</b>		
		<b>2!</b>		<b>!</b>	

! !	!	! !	! !
<b>3!</b>			<b>!</b>
<b>4!</b>			
<b>5!</b>			

**36/7 B**

- ! ! ! ! !
- 
- 
- ! ! ! ! !
- 
- 
- ! ! ! ! !
- 
- 
- ! ! ! ! !

- 
- 
- 

*Note: Please switch iomux to GPIO mode first!*

!37 !  
37/2 !

•  
•  
•

37/β ! !




Fig. 26-1 Timer Block Diagram

37/4 ! !  
37/4/2 ! !

37/4/β ! !

≡ ≡

•  
•  
•

≡ ≡

≡ ≡

≡ ≡




Fig. 26-2 Timer Usage Flow

**37 /4 /4**      ! !      !      !      !

•  
•

•  
•

**37 /4 /5**      !      !      !

•

•

**37 /5**      !      !

**37 /5 /2**      !      !

!	!	!	! !	!
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!	!
_____				
_____				
_____				

Notes: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**37 5 B**      !      !      !  
                                  **B**      **1!**

!	<b>B</b>	!	!	!

\_\_\_\_\_ **B**      **2!**

!	<b>B</b>	!	!	!

\_\_\_\_\_ **B**      **1!**

!	<b>B</b>	!	!	!

\_\_\_\_\_ **B**      **2!**

!	<b>B</b>	!	!	!

\_\_\_\_\_ !

!	<b>B</b>	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**37/6 B**                      **!**      **!**

**37/7**                      **!**      **!B**      **!**

Table 26-1 Register Base Address

<b>!!</b>	<b>!</b>	<b>!B</b> <b>!</b>

**37/8**                      **!**      **!**      **!**

≦ ≦




Fig. 26-3 Timing between timer\_en and timer\_clk

!38 ! ! !)

38/2 !

•  
•

■  
■  
■  
■  
■  
■

•

■  
■  
■  
■  
■  
■  
■  
■

■  
■

■

•  
•

38/3 ! !




Fig. 27-1 PWM Block Diagram

**38/4**            **!**            **!**

**38/4/2**        **!**        **!**

*Notes: the PWM input waveform is doubled buffered when the PWM channel is working in order to filter unexpected shot-time polarity transition, and therefore the interrupt is asserted several cycles after the input waveform polarity changes, and so does the change of the values of PWMx\_PERIOD\_HPC and PWMx\_DUTY\_LPC.*




Fig. 27-2 PWM Capture Mode

**38/4/3**            **!**            **!**




Fig. 27-3 PWM Continuous Left-aligned Output Mode




Fig. 27-4 PWM Continuous Center-aligned Output Mode

**38/4/4** . ! !




Fig. 27-5 PWM One-shot Center-aligned Output Mode

**38/5** ! !

**38/5/2** ! !

!	!	!	!	!

!	!	!	! !	!
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				
_____				

**RK1808 TRM**

!	!	!	!	!
_____				
_____				

Notes: **Size:** **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**385/3**      !      !      !  
          1          !

!	<b>B</b>	!	!	!

          1          !

!	<b>B</b>	!	!	!

          1          !

!	<b>B</b>	!	!	!



<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **2**          !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **2**          !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!  
          **2**          !

!	B	!	!	!

          2          !

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **3**          !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**  
          **3**          !

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**3**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!	B	!	!

4 !

!	B	!	!	!

4 !

!	B	!	!	!

4 !

!	B	!	!	!

4 !

!	B	!	!	!

**RK1808 TRM**

!	B	!	!

!	<b>B</b>	!	!	!
---	----------	---	---	---

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

**RK1808 TRM**

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **B**          **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **B**          **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **B**          **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **B**      **B**      **1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **B**      **B**      **2!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

          **B**      **B**      **3!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 4!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 5!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 6!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 7!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 8!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B 9!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B :!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**4 B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**38/6 ! !**

Table 27-1 PWM Interface Description

<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>	<b>!</b>

**RK1808 TRM**

!	!	!	!	!	!

Notes: I=input, O=output, I/O=input/output.

**38/7 B**

! !

**38/7 2**

! ! ! ! ! !

**38/7 3**

! ! B! ! ! ! !

**38/7 4**

! ! ! ! ! ! ! !

!

**3875** ! . ! 0 ! ! ! !

**3876** . ! ! !

**3877** ! !

!39 ! ) !  
39/2 !

RK1808

•  
•  
•  
•  
•  
■  
■  
•  
•  
39/β ! !




Fig. 28-1 WDT block diagram

! !  
•  
•  
•  
39/4 ! !  
39/4/2 !  
!

!

! !

! ! !

39/4/β

! ! ! ! ! >2 !




Fig. 28-2 WDT Operation Flow

39/5

! !

39/5/2

! !

!	!	!	!	!

**RK1808 TRM**

!	!	!	!	!
_____				
_____				
_____				
_____				
_____				

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**395B** ! ! !  
 \_\_\_\_\_!

!	B	!	!	!

\_\_\_\_\_!

!	B	!	!	!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_ **B** !

**RK1808 TRM**

---

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

\_\_\_\_\_!

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**39/6 B**                      **!**                      **!**

!3: !B ! ) B B !  
 3: /2 !

3: /3 ! !




Fig. 29-1 SARADC block diagram

.B ! ! ! ! !  
 ! !

3: /4 ! !

3: /4/2B ! !

3: /5 ! !

3: /5/2 ! !

!	!	!	!	!
_____				
_____				
_____				
_____				

Notes: **Size:** **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**3: 5/3 ! ! !**  
**B B B B!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

!

3: /6




Fig. 29-2 SAR-ADC timing diagram in single-sample conversion mode

3: /7 B

- 
- 
- 
- 
- 
- 

Note: The A/D converter was designed to operate at maximum 1MHZ.

!41 ! !B ) B !  
41 /2 !  
  
•  
•  
•  
•  
•  
•  
•  
•  
•  
41 /3 ! !  
  
•  
•




Fig. 30-1 TSADC Controller Block Diagram

41 /4 ! !  
41 /4/2 B ! !  
  
41 /4/3 B ! !

**41 5 ! !**

**41 5/2 ! !**

!			!	!
_____				
_____				
_____				
2				
2				
2				
_____				
_____				
_____				
_____				
2				

Notes: **Size: B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

**41 5/3 ! ! !**  
**B !**

!	<b>B</b>	!	!	!



**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B** \_\_\_\_\_ **!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B B B1!**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B 1 !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

<b>!</b>	<b>B</b>	<b>!</b>	<b>!</b>	<b>!</b>

**B !**

!	B	!	!	!

**B B !**

!	B	!	!	!

**B B !**

!	B	!	!	!

**B 1 !**

!	B	!	!	!

**41 /6 B ! !**

**41 /6/2 . ! !**




Fig. 30-2 The start flow to enable the Sensor and ADC




Fig. 30-3 TSADC timing diagram in bypass mode




Fig. 30-4 TSADC timing diagram in normal mode with tsadc\_clk\_sel = 1'b0




Fig. 30-5 TSADC timing diagram in normal mode with tsadc\_clk\_sel = 1'b1

41 / 6 / 3

Table 30-1 Temperature Code Mapping

0 !	B !	!	!



•

•